首页> 外文OA文献 >Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transforms
【2h】

Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transforms

机译:时间递归离散余弦/正弦/ Hartley变换的统一并行晶格结构

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

[[abstract]]The problems of unified efficient computations of the discrete cosine transform (DCT), discrete sine transform (DST), discrete Hartley transform (DHT), and their inverse transforms are considered. In particular, a new scheme employing the time-recursive approach to compute these transforms is presented. Using such approach, unified parallel lattice structures that can dually generate the DCT and DST simultaneously as well as the DHT are developed. These structures can obtain the transformed data for sequential input time-recursively with throughput rate one per clock cycle and the total number of multipliers required is a linear function of the transform size N. Furthermore, there is no constraint on N. The resulting architectures are regular, modular, and without global communication so that they are very suitable for VLSI implementation for high-speed applications such as ISDN networks and HDTV systems. It is also shown in this paper that the DCT, DST, DHT and their inverse transforms share an almost identical lattice structure. The lattice structures can also be formulated into prelattice and postlattice realizations. Two methods, the SISO and double-lattice approaches, are developed to reduce the number of multipliers in the parallel lattice structure by 2N and N, respectively. The tradeoff between time and area for the block data processing is also considered. The concept of filter bank interpretation of the time-recursive sinusoidal transforms is also discussed.
机译:[[摘要]]考虑了离散余弦变换(DCT),离散正弦变换(DST),离散Hartley变换(DHT)及其逆变换的统一有效计算问题。特别是,提出了一种采用时间递归方法来计算这些变换的新方案。使用这样的方法,开发了可以同时双重生成DCT和DST以及DHT的统一的平行晶格结构。这些结构可以递归的方式获得时间顺序递归的变换后的数据,每个时钟周期的吞吐速率为一个,并且所需乘数的总数是变换大小N的线性函数。此外,对N没有限制。常规,模块化且无全局通信,因此它们非常适合用于ISDN网络和HDTV系统等高速应用的VLSI实现。本文还表明,DCT,DST,DHT及其逆变换共享几乎相同的晶格结构。晶格结构也可以表述为前晶格实现和后晶格实现。开发了两种方法,即SISO和双晶格方法,以将平行晶格结构中的乘法器数量分别减少2N和N。还考虑了块数据处理的时间和面积之间的折衷。还讨论了时间递归正弦变换的滤波器组解释的概念。

著录项

  • 作者

    Liu,K. J. Ray; Chiu,Ching-Te;

  • 作者单位
  • 年度 1993
  • 总页数
  • 原文格式 PDF
  • 正文语种 [[iso]]en
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号